

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
S3	1	signal processing digital word terminal analog period integrated input	US-PGPUB; USPAT; USOCR; DERWENT; IBM_TDB	WITH	ON	2005/05/13 12:49
S5	1	signal processing digital word terminal analog period integrated	US-PGPUB; USPAT; USOCR; DERWENT; IBM_TDB	WITH	ON	2005/05/13 12:50
S6	1	signal processing digital word terminal analog integrated	US-PGPUB; USPAT; USOCR; DERWENT; IBM_TDB	WITH	ON	2005/05/13 12:50
S4	3	signal processing digital word terminal analog period integrated	US-PGPUB; USPAT; USOCR; DERWENT; IBM_TDB	SAME	ON	2005/05/13 12:50
S7	15	signal processing digital word terminal analog integrated	US-PGPUB; USPAT; USOCR; DERWENT; IBM_TDB	SAME	ON	2005/05/13 12:50
S9	17	signal processing digital word analog integrated	US-PGPUB; USPAT; USOCR; DERWENT; IBM_TDB	WITH	ON	2005/05/13 12:50
S10	91	signal digital word analog integrated	US-PGPUB; USPAT; USOCR; DERWENT; IBM_TDB	WITH	ON	2005/05/13 12:50
S8	196	signal processing digital word analog integrated	US-PGPUB; USPAT; USOCR; DERWENT; IBM_TDB	SAME	ON	2005/05/13 12:50
S11	969	signal digital word analog integrated	US-PGPUB; USPAT; USOCR; DERWENT; IBM_TDB	SAME	ON	2005/05/13 12:50
S1	4726	((341/155,137) or (348/294,295, 300,301,302,303,308) or (257/222) or (250/208.1)).CCLS.	USPAT	OR	OFF	2005/05/13 12:46

S2	7120452	signal processing digital word terminal analog period integrated input	US-PGPUB; USPAT; USOCR; DERWENT; IBM_TDB	OR	ON	2005/05/13 12:48
----	---------	------------------------------------------------------------------------------	------------------------------------------------------	----	----	------------------


[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alerts](#) |

Welcome United States Patent and Trademark Office

Search Results

[BROWSE](#)[SEARCH](#)[IEEE XPLORE GUIDE](#)

Results for "(signal <in>metadata) <and> (analog <in>metadata) <and> (integrate..."

Your search matched 6853 of 1157693 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

☒ e-mail[» View Session History](#)[» New Search](#)

Modify Search

 [» Key](#)

IEEE JNL IEEE Journal or Magazine

IEEE JNL IEEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IEEE CNF IEEE Conference Proceeding

IEEE STD IEEE Standard

☐ Check to search only within this results setDisplay Format: ☒ Citation ☐ Citation & Abstract

Select Article Information

View: [1-25](#) | [26-5](#)

- ☐ **1. Test and design-for-test of mixed-signal integrated circuits**
Huertas, J.L.;
Integrated Circuits and Systems Design, 2004. SBCCI 2004. 17th Symposium on
7-11 Sept. 2004 Page(s):4
[AbstractPlus](#) | Full Text: [PDF](#)(177 KB) IEEE CNF
- ☐ **2. Proceedings the European Design and Test Conference. ED&TC 1995**
European Design and Test Conference, 1995. ED&TC 1995, Proceedings.
6-9 March 1995
[AbstractPlus](#) | Full Text: [PDF](#)(24 KB) IEEE CNF
- ☐ **3. Integrated circuit signal measurements using an undersampling approach**
Mason, R.; Simon, B.; Runtz, K.;
Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on [s
and Systems II: Express Briefs, IEEE Transactions on]
Volume 45, Issue 11, Nov. 1998 Page(s):1502 - 1504
[AbstractPlus](#) | [References](#) | Full Text: [PDF](#)(48 KB) IEEE JNL
- ☐ **4. 70 input, 20 nanosecond pattern classifier**
Masa, P.; Hoen, K.; Wallinga, H.;
Neural Networks, 1994. IEEE World Congress on Computational Intelligence., 1994 IE
Conference on
Volume 3, 27 June-2 July 1994 Page(s):1854 - 1859 vol.3
[AbstractPlus](#) | Full Text: [PDF](#)(372 KB) IEEE CNF
- ☐ **5. Study of substrate noise and techniques for minimization**
Peng, M.S.; Hae-Seung Lee;
Solid-State Circuits, IEEE Journal of
Volume 39, Issue 11, Nov. 2004 Page(s):2080 - 2086
[AbstractPlus](#) | [References](#) | Full Text: [PDF](#)(552 KB) IEEE JNL
- ☐ **6. The design of a charge-integrating modified floating-point ADC chip**
Zimmerman, T.; Hoff, J.R.;
Solid-State Circuits, IEEE Journal of
Volume 39, Issue 6, June 2004 Page(s):895 - 905
[AbstractPlus](#) | [References](#) | Full Text: [PDF](#)(696 KB) IEEE JNL

- ☐ 7. **A 7 MB/sec (65 MHz), mixed-signal, magnetic recording channel DSP using partial signaling with maximum likelihood detection**
Philpott, R.; Kertis, R.; Richetta, R.; Schmerbeck, T.; Schulte, D.;
Custom Integrated Circuits Conference, 1993., Proceedings of the IEEE 1993
9-12 May 1993 Page(s):10.4.1 - 10.4.4
[AbstractPlus](#) | Full Text: [PDF\(332 KB\)](#) IEEE CNF

- ☐ 8. **High precision testing method of mixed signal device**
Watanabe, A.; Maekawa, M.; Hamada, M.; Hirase, J.;
Instrumentation and Measurement Technology Conference, 1994. IMTC/94. Conference
10th Anniversary. Advanced Technologies in I & M., 1994 IEEE
10-12 May 1994 Page(s):1284 - 1288 vol.3
[AbstractPlus](#) | Full Text: [PDF\(328 KB\)](#) IEEE CNF

- ☐ 9. **Proceedings of the IEEE 1995 Custom Integrated Circuits Conference**
Custom Integrated Circuits Conference, 1995., Proceedings of the IEEE 1995
1-4 May 1995
[AbstractPlus](#) | Full Text: [PDF\(2108 KB\)](#) IEEE CNF

- ☐ 10. **ASICs for integrated sensors**
Hatfield, J.V.; Armitage, A.; Bell, S.A.; Neaves, P.I.;
Advances in Sensors, IEE Colloquium on
7 Dec 1995 Page(s):4/1 - 4/8
[AbstractPlus](#) | Full Text: [PDF\(508 KB\)](#) IEEE CNF

- ☐ 11. **Design for testability of mixed signal integrated circuits**
Wagner, K.D.; Williams, T.W.;
Test Conference, 1988. Proceedings. 'New Frontiers in Testing', International
12-14 Sept. 1988 Page(s):823 - 828
[AbstractPlus](#) | Full Text: [PDF\(364 KB\)](#) IEEE CNF

- ☐ 12. **1990 IEEE International Symposium on Circuits and Systems (Cat. No.90CH2868)**
Circuits and Systems, 1990., IEEE International Symposium on
1-3 May 1990
[AbstractPlus](#) | Full Text: [PDF\(12 KB\)](#) IEEE CNF

- ☐ 13. **Analog design automation: Where are we? Where are we going?**
Rutenbar, R.A.;
Custom Integrated Circuits Conference, 1993., Proceedings of the IEEE 1993
9-12 May 1993 Page(s):13.1.1 - 13.1.7
[AbstractPlus](#) | Full Text: [PDF\(928 KB\)](#) IEEE CNF

- ☐ 14. **Comparison of voltage and current testing of analogue and mixed-signal circuits**
Al-Qutayri, M.;
ASIC Conference and Exhibit, 1993. Proceedings., Sixth Annual IEEE International
27 Sept.-1 Oct. 1993 Page(s):156 - 159
[AbstractPlus](#) | Full Text: [PDF\(232 KB\)](#) IEEE CNF

- ☐ 15. **Implementation of the transient response measurement of mixed-signal circuits**
Shepherd, P.R.; Bertin, A.; Al-Qutayri, M.A.;
European Test Conference, 1993. Proceedings of ETC 93., Third
19-22 April 1993 Page(s):66 - 73
[AbstractPlus](#) | Full Text: [PDF\(336 KB\)](#) IEEE CNF

- ☐ 16. **Hybrid analog-digital architectures for neuromorphic systems**
Douglas, R.J.; Mahowald, M.A.; Martin, K.A.C.;

Neural Networks, 1994. IEEE World Congress on Computational Intelligence., 1994 IE
Conference on
Volume 3, 27 June-2 July 1994 Page(s):1848 - 1853 vol.3

[AbstractPlus](#) | Full Text: [PDF](#)(504 KB) IEEE CNF

☐ **17. High-speed measuring system for testing mixed-signal-LSI performance and its digital-noise measurement**

Tsukada, T.; Makie-Fukuda, K.; Kikuchi, T.; Hotta, M.; Ando, K.;
Instrumentation and Measurement Technology Conference, 1994. IMTC/94. Conference
10th Anniversary. Advanced Technologies in I & M., 1994 IEEE
10-12 May 1994 Page(s):1294 - 1299 vol.3

[AbstractPlus](#) | Full Text: [PDF](#)(448 KB) IEEE CNF

☐ **18. The SVX2 readout chip**

Zimmerman, T.; Sarraj, M.; Yarema, R.; Kipnis, I.; Kleinfelder, S.; Luo, L.; Milgrome, O.
Nuclear Science Symposium and Medical Imaging Conference, 1994., 1994 IEEE Con
Volume 1, 30 Oct.-5 Nov. 1994 Page(s):483 - 487 vol.1

[AbstractPlus](#) | Full Text: [PDF](#)(432 KB) IEEE CNF

☐ **19. A 3 V mixed-signal baseband processor IC for IS-95**

Liu, E.; Davis, M.; Caesar Wong; Shami, Q.; Chiang-Sheng Yao; Chen, G.; Tae-Song (J.); Kahari, W.;
Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE
7-9 Feb. 2000 Page(s):434 - 435, 476

[AbstractPlus](#) | Full Text: [PDF](#)(284 KB) IEEE CNF

☐ **20. Applications of a Universal Sensor Interface Chip (USIC) for intelligent sensor ap**

Wilson, P.D.; Hopkins, S.P.; Spraggs, R.S.; Lewis, I.; Skarda, V.; Goodey, J.;
Advances in Sensors, IEE Colloquium on
7 Dec 1995 Page(s):3/1 - 3/6

[AbstractPlus](#) | Full Text: [PDF](#)(388 KB) IEEE CNF

☐ **21. High-voltage power ICs for motor drives and power supplies**

Pelly, B.; Wood, P.; Grant, D.;
Integrated Power Devices, IEE Colloquium on
15 Jan 1991 Page(s):4/1 - 4/4

[AbstractPlus](#) | Full Text: [PDF](#)(180 KB) IEEE CNF

☐ **22. A digitally enhanced 1.8-V 15-bit 40-MSample/s CMOS pipelined ADC**

Siragusa, E.; Galton, I.;
Solid-State Circuits, IEEE Journal of
Volume 39, Issue 12, Dec. 2004 Page(s):2126 - 2138

[AbstractPlus](#) | [References](#) | Full Text: [PDF](#)(1472 KB) IEEE JNL

☐ **23. A realization of a below-1-V operational and 30-MS/s sample-and-hold IC with a 5 noise ratio by applying the current-based circuit approach**

Sugimoto, Y.;
Circuits and Systems I: Regular Papers, IEEE Transactions on [see also Circuits and S
Fundamental Theory and Applications, IEEE Transactions on]
Volume 51, Issue 1, Jan. 2004 Page(s):110 - 117

[AbstractPlus](#) | Full Text: [PDF](#)(360 KB) IEEE JNL

☐ **24. Analog small-signal modeling-part II: elementary transistor stages analyzed with signal path modeling**

Leyn, F.; Sansen, W.; Gielen, G.G.E.;
Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on [s
and Systems II: Express Briefs, IEEE Transactions on]
Volume 48, Issue 7, July 2001 Page(s):712 - 721

[AbstractPlus](#) | [References](#) | Full Text: [PDF\(256 KB\)](#) IEEE JNL



25. Analog small-signal modeling-part I: behavioral signal path modeling for analog circuits

Leyn, F.; Gielen, G.G.E.; Sansen, W.;

Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on [c
and Systems II: Express Briefs, IEEE Transactions on]

Volume 48, Issue 7, July 2001 Page(s):701 - 711

[AbstractPlus](#) | [References](#) | Full Text: [PDF\(200 KB\)](#) IEEE JNL



View: **1-25** | [26-5](#)

[Help](#) [Contact Us](#) [Privacy & :](#)

© Copyright 2005 IEEE -

Indexed by
 Inspec®


[Subscribe \(Full Service\)](#) [Register \(Limited Service, Free\)](#) [Login](#)

 Search: ☒ The ACM Digital Library ☐ The Guide


[Feedback](#) [Report a problem](#) [Satisfaction survey](#)

 Terms used **signal analog integrated**

 Found **5,155** of **154,226**

 Sort results
by

☒ [Save results to a Binder](#)
[Try an Advanced Search](#)

 Display
results

☒ [Search Tips](#)
[Try this search in The ACM Guide](#)
☐ [Open results in a new window](#)

Results 1 - 20 of 200

 Result page: [1](#) [2](#) [3](#) [4](#) [5](#) [6](#) [7](#) [8](#) [9](#) [10](#) [next](#)

Best 200 shown

 Relevance scale ☐ ☐ ☐ ☐ ☐

1 [Session 10D: digital and analog test generation: A parametric test method for analog components in integrated mixed-signal circuits](#)

M. Pronath, V. Gloeckel, H. Graeb

 November 2000 **Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design**

 Full text available: [pdf\(153.95 KB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#)

In this paper, we present a novel approach to use test stimuli generated by digital components of a mixed-signal circuit for testing its analog components. A wavelet transform is applied to the response signal of the device under test (DUT). We will show, that in comparison to Fourier transform or no transform at all, particular properties of this transformation are advantageous for mixed-signal test and especially built-in self test. We introduce a new method for test measurement selection based ...

2 [Approximate symbolic analysis of large analog integrated circuits](#)

Qicheng Yu, Carl Sechen

 November 1994 **Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design**

 Full text available: [pdf\(906.10 KB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

This paper describes a unified approach to the approximate symbolic analysis of large linearized analog circuits. It combines two new approximation-during-computation strategies with a variation of the classical two-graph tree enumeration method. The first strategy is to generate common trees of the two-graphs, and therefore the product terms in the symbolic network function, in the decreasing order of magnitude. The second approximation strategy is the sensitivity-based simplification of t ...

3 [Layout tools for analog ICs and mixed-signal SoCs: a survey](#)

Rob A. Rutenbar, John M. Cohn

 May 2000 **Proceedings of the 2000 international symposium on Physical design**

 Full text available: [pdf\(247.03 KB\)](#) Additional Information: [full citation](#), [references](#)

4 [From System Specification To Layout: Seamless Top-Down Design Methods for Analog and Mixed-Signal Applications](#)

R. Sommer, I. Rugen-Herzig, E. Hennig, U. Gatti, P. Malcovati, F. Maloberti, K. Einwich, C.

Clauss, P. Schwarz, G. Noessing

March 2002 **Proceedings of the conference on Design, automation and test in Europe**

Full text available:  pdf(462.49 KB)



[Publisher Site](#)

Additional Information: [full citation](#), [abstract](#), [citations](#)

Design automation for analog/mixed-signal (A/MS) circuits and systems is still lagging behind compared to what has been reached in the digital area. As System-on-Chip (SoC) designs include analog components in more cases, these analog parts become even more a bottle neck in the overall design process. The paper is dedicated to latest R&D activities within the MEDEA+ project ANASTASIA+. Main focus will be the development of seamless top-down design methods for integrated analog and mixed-signal systems ...

5 Behavioral synthesis of field programmable analog array circuits

Haibo Wang, Sarma B. K. Vrudhula

October 2002 **ACM Transactions on Design Automation of Electronic Systems (TODAES)**, Volume 7 Issue 4

Full text available:  pdf(519.64 KB)

Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

This article presents methods to translate a behavioral-level analog description into a Field Programmable Analog Array (FPAA) implementation. The methods consist of several steps that are referred to as function decomposition, macrocell synthesis, placement and routing, and postplacement simulation. The focus of this article is on the first three steps. The function decomposition step deals with decomposing a high-order system function into a set of lower-order functions. We present an efficient ...

Keywords: Programmable circuits, analog synthesis

6 Session 1D: Analog macromodeling: Simulation-based automatic generation of signomial and posynomial performance models for analog integrated circuit sizing

Walter Daems, Georges Gielen, Willy Sansen

November 2001 **Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design**

Full text available:  pdf(163.89 KB)

Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)


This paper presents a method to automatically generate posynomial response surface models for the performance parameters of analog integrated circuits. The posynomial models enable the use of efficient geometric programming techniques for circuit sizing and optimization. To avoid manual derivation of approximate symbolic equations and subsequent casting to posynomial format, techniques from design of experiments and response surface modeling in combination with SPICE simulations are used to generate ...

Keywords: analog circuit modeling, design of experiments, geometric programming, posynomial and signomial response surface modeling

7 Session 5B: Embedded tutorial: CAD solutions and outstanding challenges for mixed-signal and RF IC design: CAD solutions and outstanding challenges for mixed-signal and RFIC design

Domine Leenaerts, Georges Gielen, Rob A. Rutenbar

November 2001 **Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design**

Full text available:  pdf(1.87 MB)

Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

This tutorial paper addresses the problems and solutions that are posed by the design of mixed-signal integrated systems on chip (SoC). These include problems in mixed-signal

design methodologies and flows, problems in analog design productivity, as well as open problems in analog, mixed-signal and RF design, modeling and verification tools. The tutorial explains the problems that are posed by these mixed-signal/RF SoC designs, describes the solutions and their underlying methods that exist today ...

8 A two-layer library-based approach to synthesis of analog systems from VHDL-AMS specifications

Alex Doboli, Nagu Dhanwada, Adrian Nunez-Aldana, Ranga Vemuri

April 2004 **ACM Transactions on Design Automation of Electronic Systems (TODAES)**, Volume 9 Issue 2

Full text available:  [pdf\(658.00 KB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

This paper presents a synthesis methodology for analog systems described using VHDL-AMS language. Synthesis produces net-lists of analog components that are selected from a library, and sized so that specified objectives (like AC response, signal to noise ratio, dynamic range, area) are optimized. The gap between abstract specifications and implementations is bridged using a two-layered methodology. The first layer is architecture generation. The second layer is component synthesis and constrain ...

Keywords: Analog synthesis, VHDL-AMS, branch-and-bound, genetic algorithms, performance estimation

9 Synthesis tools for mixed-signal ICs: progress on frontend and backend strategies

L. Richard Carley, Georges G. E. Gielen, Rob A. Rutenbar, Willy M. C. Sansen

June 1996 **Proceedings of the 33rd annual conference on Design automation**

Full text available:  [pdf\(91.08 KB\)](#) Additional Information: [full citation](#), [references](#), [citations](#), [index terms](#)

10 Low-power analog design: A fully integrated physical activity sensing circuit for implantable pacemakers

Alfredo Arnaud, Carlos Galup-Montoro

September 2004 **Proceedings of the 17th symposium on Integrated circuits and system design**

Full text available:  [pdf\(395.61 KB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

This paper shows the implementation of a fully integrated Gm-C 0.5-7Hz bandpass filter-amplifier with gain $G=400$, for a piezoelectric accelerometer which is part of a rate adaptive pacemaker. The fabricated circuit operates up to 2V power supply, consumes only 230nA current, and achieves 2.1uVrms input noise. Detailed circuit specifications, measurements, and a comparative analysis of the system performance are presented.

Keywords: CMOS, analog design, biomedical, low-power

11 Metrics, techniques and recent developments in mixed-signal testing

Gordon W. Roberts

January 1997 **Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design**

Full text available:  [pdf\(240.28 KB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)
 [Publisher Site](#)

This paper presents a tutorial on mixed-signal testing. Our focus is on testing the analog portion of the mixed-signal device, as the digital portion is handled in the usual way. We begin by first outlining the role of test in a manufacturing environment, and its impact on

product cost and quality. We look at the impact of manufacturing defects on the behavior of digital and analog circuits. Subsequently, we argue that analog circuits require very different test methods than those presently used ...

Keywords: manufacturing defects, manufacturing environment, measurement setups, mixed analogue-digital integrated circuits, mixed-signal testing, product cost, quality

12 On-chip analog output response compaction

M. Renovell, F. Azais, Y. Bertrand

March 1997 **Proceedings of the 1997 European conference on Design and Test**

Full text available:  pdf(633.96 KB)

Additional Information: [full citation](#), [abstract](#), [citations](#)

 [Publisher Site](#)

In this paper, we propose a technique for on-chip analog output response compaction in order to implement self-test capabilities in analog and mixed-signal integrated circuits. The integration function is identified as a powerful analog compression scheme and an analog signature analyzer is proposed. The op amp-based implementation allows one to define single and multiple-input versions. The multiple-input analyzer permits the monitoring of some extra internal nodes in addition to the classical ...

Keywords: analog compression scheme, analog output response compaction, analog signature analyzer, automatic testing, circuit testability, concurrent control, fault coverage, integration function, internal nodes, mixed-signal integrated circuits, multiple-input version, on-chip response evaluation, op amp-based implementation, self-test capabilities, single-input version

13 A Method for Parameter Extraction of Analog Sine-Wave Signals for Mixed-Signal Built-In-Self-Test Applications

Diego Vázquez, Gildas Leger, Gloria Huertas, Adoración Rueda, José L. Huertas

February 2004 **Proceedings of the conference on Design, automation and test in Europe - Volume 1**

Full text available:  pdf(127.60 KB)

Additional Information: [full citation](#), [abstract](#), [index terms](#)

This paper presents a method for extracting, in the digital domain, the main characteristic parameters of an analog sine-wave signal. The required circuitry for on-chip implementation is very simple and robust, which makes the present approach very suitable for BIST applications. Solutions in this sense are addressed together with simulation results that validate the feasibility of the proposed approach.

14 Interpretable symbolic small-signal characterization of large analog circuits using determinant decision diagrams

Xiang-Dong Tan, C.-J. Richard Shi

January 1999 **Proceedings of the conference on Design, automation and test in Europe**

Full text available:  pdf(161.78 KB)

Additional Information: [full citation](#), [index terms](#)

15 Wireless telecom silicon integration: analog design for radio, baseband and speech spectrum

J. Sevenhans, D. Haspeslagh, J. Wenin

January 1998 **Wireless Networks**, Volume 4 Issue 1

Full text available:  pdf(324.74 KB)

Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

The application today, pushing analog design for CMOS and RF-bipolar into new frontiers is definitely the mobile radio telephony. New telecom systems like GSM, PCN, DECT, DCS, Wireless in the loop...are all developing very rapidly and will enable us very soon to organise a complete telephone network with full coverage for your car, as well as in your kitchen and on your office desk. In Europe the major telecom companies have worked together to establish one common standard for cellular mobi ...

16 Low Cost Analog Testing of RF Signal Paths

Marcelo Negreiros, Luigi Carro, Altamiro A. Susin

February 2004 **Proceedings of the conference on Design, automation and test in Europe - Volume 1**

Full text available:  pdf(374.70 KB) Additional Information: [full citation](#), [abstract](#), [citations](#), [index terms](#)

A low cost method for testing analog RF signal paths suitable for BIST implementation in a SoC environment is described. The method is based on the use of a simple and low-cost one-bit digitizer that enables the reuse of processor and memory resources available in the SoC, while incurring little analog area overhead. The proposed method also allows a constant load to be observed by the circuit, since no switches or muxes are needed for digitizing specific test points. Mathematical background and ...

17 Circuit complexity reduction for symbolic analysis of analog integrated circuits

Walter Daems, Georges Gielen, Willy Sansen



June 1999 **Proceedings of the 36th ACM/IEEE conference on Design automation**

Full text available:  pdf(144.40 KB) Additional Information: [full citation](#), [references](#), [index terms](#)

18 Dynamic test signal design for analog ICs

Giri Devarayanadurg, Mani Soma

December 1995 **Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design**

Full text available:  pdf(149.26 KB) Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)
 [Publisher Site](#)

In this paper we present an approach to construct dynamic test signals for analog circuits. Using the integral measure for characterizing time-domain signals, we extend the minmax formulation of the static test problem to the dynamic case. A sub-optimal solution strategy, similar to dynamic programming methods is used to construct the test waveforms. The approach presented here may be used to construct input signals for an on-chip test scheme or for the selection of an external stimulus applied ...

Keywords: analog, test, dynamic, time-domain, optimization, minmax

19 Analog design: Modeling and designing high performance analog reconfigurable circuits

Eric E. Fabris, Luigi Carro, Sergio Bampi

September 2004 **Proceedings of the 17th symposium on Integrated circuits and system design**

Full text available:  pdf(272.91 KB) Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

The theoretical model for a mixed signal front-end interface for the SOC employing a fixed analog cell is presented in this work. The set of developed equations can be used for high level design space exploration. Moreover, the proposed architecture leads to programmable analog processing functions using digital modules, well suited to current FPGAs platforms and general purpose SOC. Some guidelines are addressed on how the proposed architecture

can lead to greater level of analog design automat ...

Keywords: FPAA, analog design, analog programmability, band-pass sigma-delta modulator

20 Behavioral synthesis of analog systems using two-layered design space exploration

Alex Doboli, Adrian Nunez-Aldana, Nagu Dhanwada, Sree Ganesan, Ranga Vemuri

June 1999 **Proceedings of the 36th ACM/IEEE conference on Design automation**

Full text available:  pdf (165.35 KB) Additional Information: [full citation](#), [references](#), [citations](#), [index terms](#)

Results 1 - 20 of 200

Result page: [1](#) [2](#) [3](#) [4](#) [5](#) [6](#) [7](#) [8](#) [9](#) [10](#) [next](#)

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2005 ACM, Inc.

[Terms of Usage](#) [Privacy Policy](#) [Code of Ethics](#) [Contact Us](#)

Useful downloads:  [Adobe Acrobat](#)  [QuickTime](#)  [Windows Media Player](#)  [Real Player](#)